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Fig. 1. Equivalent circuit of capacitive sensors. (a) RC series equivalent 
circuit. (b) RC parallel representation. Cx represents the sensor 
capacitance while Rx and Rp indicate the resistor in the series and parallel 
model, respectively. 
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Abstract—A new Capacitance-to-Digital Converter (CDC) 
applicable for series RC sensors that requires/prefers sinusoidal 
excitation is proposed in this paper. The CDC presented works 
based on a dual-slope technique and it gives a digital output as a 
function of unknown capacitance of a series RC sensor, i.e., a 
capacitive sensor with a capacitor and a resistor in series in its 
electrical equivalent circuit. Output of the CDC is not sensitive to 
the series resistor. The CDC is useful for grounded as well as 
floating capacitive sensors, which needs to be excited with a sine 
wave for best performance. Applications of such capacitive 
sensors include ice detection, sterility testing of packed food 
products, etc. A sinusoidal Howland current source can be used 
to excite a grounded capacitive sensor while a simple current 
source with a special stabilization scheme that suppresses the 
effect due to static errors of opamp has been developed for 
floating capacitive sensor and presented in this paper. A 
prototype of the proposed CDC for a floating capacitive sensor 
has been built and tested in the laboratory. Measurement results 
for the sensor capacitance showed a worst case error of 0.13% 
for a range of 100 pF, proving the efficacy of the proposed 
scheme. 
Keywords-Capacitance-to-digital converter; capacitive sensor; 
floating capacitive sensor; current source for capacitive sensors.  
I.  INTRODUCTION  
Accurate, high sensitive, reliable and less expensive sensors 
are required for various industrial applications such as 
automation, monitoring of process variables, etc. Same features 
hold good for requirement of sensors in consumer applications, 
environmental monitoring, etc. Capacitive sensors posses all 
these important characteristics and hence widely used in 
number of scientific and industrial applications. Depending 
upon the dielectric used, or characteristic of the material under 
test, the capacitive sensor can be modeled using equivalent 
circuits in two distinct ways. One is a series RC model shown 
in Fig. 1(a) which consists of sensor capacitance Cx and a series 
resistance Rx [1]-[3]. In this model a resistance Rp present in 
parallel to the sensor is neglected due to its effect being 
insignificant. The second model shown in Fig. 1(b) is the 
parallel RC model consisting of the sensor capacitance Cx with 
a parallel resistance Rp. In this case the effect of the series 
resistance is neglected. This model is a representation for 
capacitive sensors used in applications such as humidity 
sensing [4], flow measurement, etc. Most of the available 
measurement schemes provide capacitance value of the sensor 
in a parallel model [5]. A CDC suitable for capacitive sensors 
with parallel RC model is reported in [6]. There are 
measurement circuits [1], [7] that determine the capacitance 
value of the sensor in the RC series model. But these 
techniques do not directly give out a digital value and involve 
many computational steps for finding out the final value. Thus 
Capacitance-to-Digital Converter (CDC) that accepts a RC 
series sensor and provides digital value of the capacitance of 
the sensor will be very useful. Moreover, in many applications, 
a sinusoidal excitation is preferred in the measurement of 
capacitance of the sensors [4], [8], [9]. Thus, it will be 
advantageous if the CDC employs a sinusoidal excitation for 
the measurement. Another expected feature of such a CDC is 
its insensitivity to the variation in the series resistor Rx. This 
paper reports such a CDC that measures and provides digital 
value of sensor capacitance using sinusoidal excitation. 
II. CAPACITANCE-TO-DIGITAL CONVERTER FOR SERIES RC 
SENSORS   
Measurement of the parameters of a sensor represented by 
the RC series model usually involves passing a known current 
through the sensor and recording the corresponding output 
voltage across the sensor. With the advent of silicon 
technology current sources can be easily realized using opamp 
circuits. In this paper two types of current sources are 
considered, based on the type of the sensor employed. The first 
 
Fig. 2. Howland current source [10] injecting current vin/R1 into the 
capacitive sensor, represented by series RC model. 
 
Fig. 5. Modified circuit in which output vo1 is filtered using an inverting 
low-pass filter formed by an opamp OA2, resistor R2  and impedance ZF2. 
The filtered output is fed back to the non-inverting terminal of oapmp 
OA1 using a resistive network. This removes the effect of bias current 
and offset voltage of opamp in the output voltage vo1.  
Fig. 4. Functional block diagram of the proposed capacitance-to-digital 
converter combined with a modified current source. It consists of an 
integrator with gain K2  = -1/R1Cx and  amplifier of gain K1 = -Rx/R1. The 
output vo is fed as a negative feedback after passing through a low-pass 
filter. This eliminates the effect of static errors in the output. A digital 
converter is connected  to output vo which provides a digital ouput of 
unknown capacitance Cx.  
is a Howland current source [10] (vide Fig. 2) which is used for 
grounded capacitive loads. A current i given by vin/R1 (when 
R1R4 = R2R3) flows through the sensor causing a voltage drop vx 
across it. The output vo1 (= 2vx) can be given to the proposed 
converter that will return a digital count corresponding to the 
value of the sensor capacitance. Measurement circuits based on 
Howland current source are presented in [11], [12]. Precise 
matching of resistors is essential for the Howland current 
source to work efficiently. In case of any mismatch, the current 
drawn would be influenced by the (load) capacitive sensor 
[12]. Also the input bias current of the opamp needs to be as 
low as possible as they tend to saturate the opamp when used 
for capacitive loads. This is due to the fact that the output 
impedance offered by the Howland current source is very high 
in case of dc input [12].  
 The second current source is for a floating capacitive 
sensor. A simple circuit that can inject a current vin/R1 to the 
sensor and cause a voltage drop (in voltage vo1) across it, which 
vary as a function of change in the capacitance Cx is shown in 
Fig. 3. The voltage vo1 for a vin = Vmsinωt is given by 
    .cos/1sin/ 111 tVRCtVRRv mxmxo       (1) 
In (1), ω = 2πfin, where fin is the frequency of input 
excitation. This circuit suffers from static errors of practical 
opamp. Its output will go to saturation due to bias current of 
opamp OA1, which passes through the sensor. In order to solve 
this problem, a modified topology, discussed below is 
developed.  
A. Modified Current Source for Floating Capacitive Sensors 
This scheme uses a simple feedback circuit to avoid the 
effect of static errors such as bias current and offset voltage. 
The block diagram of the current source followed by the 
converter is shown in Fig. 4. In the new scheme, the integrator 
output vo1 is passed through a low-pass filter, designed to 
extract the dc component present in output vo1, and fed back 
(negative feedback) to input of opamp OA1. Fig. 5 shows a 
complete diagram of the modified circuit along with digital 
converter which gives the output in digital form directly 
proportional to sensor capacitance. A similar strategy is 
reported in [13] to provide bias current to an opamp. The 
negative feedback compensates for the effect of bias current 
and offset voltage of OA1 which otherwise causes the output vo1 
to saturate. In the modified circuit, the output vo1 was filtered 
using an inverting low-pass filter having a very low cut-off 
frequency and the filtered output vo2 is fed back to the positive 
terminal of opamp OA1 using a resistive divider network as 
shown in Fig. 5. The voltage v1 appearing across the non-
inverting terminal will drive an opposing current due to static 
errors of opamp so that output vo1 will not go to saturation. 
The inverting low-pass filter was realized using opamp OA2 
along with resistor R2 and impedance ZF2. The parameters of 
impedance ZF2 consisting of a capacitor CF2 with a parallel 
resistance RF2 are chosen such that the cut-off frequency of the 
filter, fc2 (= 1/2πRF2CF2) is set very low (close to dc). The 
voltage v1 is set as vo2/2 by choosing resistors R11 and R12, 
which are equal. The dc gain of the low-pass filter is RF2/R2.  
B. Capacitance-to-Digital Converter 
The complete functional diagram of the proposed 
capacitance-to-digital converter is shown in Fig. 6. It consists 
of the modified circuit (shown in Fig. 5) that passes a 
sinusoidal current through the sensor providing a voltage as in 
(1). The circuit includes the sensor having capacitance Cx and 
resistance Rx along with switches S1 and S2 and known 
capacitance CS as shown in Fig. 6. An (inverting) amplifier of 
gain -1, SPDT switches S3, S4, opamp OA4, resistor RI, 
capacitor CI, comparators OC1, OC2, together with the CLU 
form the digital converter of the proposed CDC. Switches S1, 
S2, S3 and S4 are controlled by the CLU using control lines VS1, 
VS2, VS3 and VS4 from CLU. 
The working principle of the converter is based on the 
popular dual-slope ADC which consists of two phases of 
operation, an auto-zero phase and a conversion phase. 
Conversion phase comprises of a preset integration period T1 
 
Fig. 3. A simple circuit that can inject a current of vin/R1 to a capacitive 
sensor (Cx and resistance Rx in series) and provides a voltage vo1, which 
is a function of Cx. Output of this circuit, will go to saturation due to the 
static errors such as bias current and offset voltage of practical opamps. 
 
 
Fig. 6. Complete functional diagram of the proposed capacitance-to-digital converter consisting of the modified current source for floating capacitive loads, 
along with additional switches S1, S2 and known capacitance CS, integrator formed by opamp OA4, resistor RI, capacitor CI, comparators OC1, OC2 and the 
Control and Logic Unit (CLU). 
 
and a de-integration period of time T2. During the integration 
period T1, the CLU closes switch S2 and opens switch S1 
causing a current Vmsinωt/R1 drawn from the excitation source 
vin = Vmsinωt (where ω = 2πfin) to flow through the known 
capacitance CS. The CLU also keeps switch S4 in position-1 
during T1. 
The output vo1 of opamp OA1 is given as an input to an 
inverting amplifier of gain -1 (formed by opamp OA3, two 
equal resistors of value RA) and also to node-1 of switch S3. 
Further, the inverting amplifier’s output vo3 is connected to 
node-0 of switch S3. The output voltage vo1 during T1, denoted 
by 11
T
ov , changes due to the current flowing through CS and is 
expressed in (2). The inverting amplifier’s output vo2 (= -vo1) 
during T1, denoted by
1
3
T
ov , is also given in (2).   
    tRCVvtRCVv Sm
T
oSm
T
o  cos/&cos/ 1311
11 
   
(2) 
As shown in Fig. 6, a comparator OC1 links the CLU to the 
vin with a phase shift of 90
0. The CLU looks at the output of 
comparator OC1 and whenever it is high, sets switch S3 in 
position-1, otherwise holds it at position-0.  
Thus, for the first positive half cycle of input excitation, 
i.e., from time t = 0 to TC/2 (where TC = 1/fin), output vC1 is high 
only during t = 0 to TC/4, so switch S3 is kept in position-1 for 
this time connecting output 11
T
ov  to the integrator (formed by 
opamp OA4, resistor RI and capacitor CI). A current 
  tRRCVI ISmT  cos/ 11   flows through resistor RI and also 
charges the capacitor CI. At t = TC/4, output vC1 becomes low, 
so CLU changes switch S3 to position-0 causing a current –IT1 
to charge CI in the same direction but from signal
1
3
T
ov . The 
integrator output voi changes by VK1 (vide Fig. 7) during the 
first positive half cycle of vin which can be derived by 
substituting 11
T
ov  and 
1
3
T
ov  in (3).  
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(4) 
Signal vC1 continues to be low till time t = 3TC/4 and the 
capacitor CI continues to charge from output 
1
3
T
ov  as the switch 
S3 is still in position-0. From t = 3TC/4 to TC, vC1 is high, which 
causes the CLU to move switch S3 to position-1. Now current 
IT1 charges the capacitor CI from signal 
1
1
T
ov .  
During the negative half cycle of vin, i. e., from t = TC/2 to 
TC, output voi changes by the same amount VK1. So, after the 
completion of one input excitation cycle, the charge 
accumulated in the capacitor CI is 2VK1CI. This process 
continues for several excitation cycles till CLU counts time 
t = T1 (= N1TC, where count N1 represents the number of 
excitation cycles of vin during T1). At the end of the integration 
period the total charge stored in CI will be 
.2 111 IKT CVNQ     
(5) 
As soon as integration period ends, the CLU puts switch S4 
in position-0 connecting the input of integrator to ground and 
then closes switch S1 and opens switch S2 (make before break 
arrangement is provided to avoid amplifier OA1 to operate in 
open loop mode). The switch S4 is connected to position-0 for a 
short time To so that any switching transients that occur will not 
be reflected in the integrator output voi. The time To is given by 
NoTC where No represents number of excitation cycles during 
which switch S4 is in position-0. After CLU counts time To, 
switch S4 is brought back to position-1. Now, current 
Vmsinωt/R1 flows through the sensor (capacitance Cx with a 
series resistance Rx) causing output voltage of OA1 to change by
2
1
T
ov , i. e. vo1 during T2. This voltage can be represented as in 
(6), which is also same as (1).  
 Fig. 7. Waveforms at cardinal points in the CDC, when the value of 
resistance Rx is equal to 1/ωCx (this condition is arbitrarily chosen and 
the proposed method is independent of this condition). Auto zero phase 
and the conversion phase for the measurement of sensor capacitance Cx 
are also shown. As the signal vI is a unidirectional sine wave, the 
integrator voltage changes in a non-linear fashion during a half cycle of 
an input excitation. This is visible in voi waveform. In the derivations, 
charge transferred per half cycle of excitation is used, hence this non-
linearity within the cycles introduce no error when T1 and T2 has no 
partial cycles. Associated error in case of a partial cycle in T2 will be 
negligible when a large number of input excitation cycles are used 
within a conversion phase.  
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In the de-integration period, the CLU puts switch S3 in 
position-0 whenever vC1 is high and in position-1 otherwise. 
For vin > 0, the output vC1 is high from time t = T1 to T1+TC/4, 
so CLU sets S3 in position-0 giving signal 23
T
ov  (= -
2
1
T
ov ) to 
integrator formed by opamp OA4. This causes a current 
    tVRRCtVRRRI mIxmIxT  cos/1sin/ 112  to flow 
through resistor RI and charge the capacitor CI. As output vC1 
becomes low from t = T1+TC/4 to T1+TC/2, S3 is moved to 
position-1. A current –IT2 flows through RI from 21
T
ov and 
charges capacitor CI. The change VK2 in output voi during the 
positive half cycle of input excitation is given by  
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By substituting 21
T
ov  and 
2
3
T
ov  in (7), we get VK2 as 
)./2( 1
2
2 xIImK CCRRVV    
(8) 
The switch S3 continues to be in position-1 as vC1 is still 
low. The same current –IT2 charges CI till time t = T1+3TC/4 
when vC1 becomes high and CLU changes switch S3 to 
position-0. Now a current IT2 from 23
T
ov  charges CI till the end 
of the excitation cycle. During the negative half cycle the 
output voi changes by VK2. The charge acquired by capacitor CI 
for one excitation cycle of vin during T2 is 2VK2CI. The CLU 
continues to change (as described above) the position of switch 
S3 till output voi reaches zero. The CLU notes the time T2 (=N2 
TC, where N2 is number of excitation cycles present in T2) when 
voi becomes zero. The CLU recognizes the end of de-
integration period from a low to high transition at the output 
vC2 of comparator OC2. The total charge 
2T
Q (refer (9)) 
deposited on the capacitor CI during T2 is equal to the charge 
1T
Q acquired during T1 giving the relation 
21 TT
QQ  . By 
substituting the values of VK1 and VK2 in the charge balance 
equation, we get (10). 
                       
IKT CVNQ 2222   
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Thus the unknown sensor capacitance Cx can be obtained in 
digital domain directly, by reading the de-integration count N2 
and multiplying it with a factor CS/N1 which is a constant as 
both CS and N1 are known fixed values. It can also be observed 
that (11) is not sensitive to change in the series resistance Rx. 
Fig. 8 shows waveforms at the important points in the CDC 
when the sensor resistance is set as zero. By comparing Fig. 8 
and Fig. 7, we can see that the time taken for de-integration T2C 
is same with and without the sensor resistance Rx. 
Prior to conversion phase an auto-zero operation is 
performed so as to ensure that output voi is zero before the start 
of the conversion cycle. In auto-zero phase, CLU switches S1 
OFF and S2 ON. It then looks at output vC2, if voi is greater than 
0, then vC2 = 1, and CLU sets S3 in position-1 for vC1 high and 
in position-0 otherwise. For voi < 0, vC2 = 0, now the CLU sets 
S3 in position-0 for vC1 high and in position-1 otherwise. This 
operation of the CLU causes output voi to bring to zero. The 
end of the auto-zero phase is detected by the CLU from a high 
to low transition if voi > 0 and a low to high transition if voi < 0. 
 
Fig. 8. Waveforms at cardinal points in the CDC, when the value of 
series resistance Rx is equal to zero (Cx alone is present).  
 
 
Fig. 10. Snapshot of output voltage voi along with comparator output vC2 
of the CDC. T1 and T2 represent integration and de-integration periods 
of a conversion phase. 
 
 
Fig. 9. Digital output N2 obtained from the counter of CLU when sensor 
capacitance Cx was varied. Error for each reading is also shown.  
 
 
III. EXPERIMENTAL SETUP AND RESULTS  
A prototype of the proposed CDC has been built and tested 
in the laboratory. Values of the components used in the 
prototype were RI = 220 kΩ, CI = 1 μF, RA = 27 kΩ and known 
capacitance CS = 100 pF. Opamps were realized using the low 
offset IC OPA227. Switches S1 and S2 were implemented using 
low ON resistance SPST IC MAX4601. Switches S3 and S4 
were realized using SPDT switch IC CD4053. The task of the 
comparator was accomplished using high speed comparator IC 
LM311. The 900 phase shift was obtained using an all-pass 
filter. The function of the CLU was realized using a 
microcontroller IC MSP430G2553. A frequency 8.192 kHz 
(derived from a crystal clock of 32,768 kHz) was utilized as the 
clock to the counter in the CLU. The integration preset count 
N1 was set at 6144 so that there are integer number of excitation 
cycles present during integration. The excitation frequency 
employed was 1 kHz. The low-pass filter for the modified 
current source was designed with a cut-off frequency of about 
0.5 Hz. A dc gain of 15.6 was set using the resistor R2 and fed 
back to the non-inverting terminal of opamp OA1 (R11 = R12 = 
330 kΩ). In order to emulate the sensor, a standard capacitance 
box having an accuracy of ±0.01% manufactured by Neptun, 
Geretsried, Germany was selected and connected  in series to a 
fixed resistance Rx = 56.250 Ω. The value of the resistance was 
measured using a 6-1/2 digit multimeter manufactured by 
Agilent Technologies. A snapshot of the output voi along with 
the output of comparator OC2, for one conversion cycle is 
shown in Fig. 10. After completion of the integration and the 
de-integration periods the CLU sets switch S4 in position-0 
(connecting input of integrator OA4 to ground) for a predefined 
time To so that any switching transients that occur during To in 
the outputs of vo1 and vo3 will not affect integrator voltage voi. 
This short duration between T1 and T2 is visible in Fig. 10. The 
capacitance Cx was varied from 100 pF to 200 pF in steps of 5 
pF and its corresponding digital output count N2 was recorded. 
Percentage error with respect to the full-scale count was 
calculated for each change in the sensor capacitance Cx and 
plotted along with acquired digital output N2 in Fig. 9. Worst 
case error noted for the measurement of capacitance was found 
to be 0.13% showing the efficacy of the proposed CDC.  
IV. CONCLUSION 
A new capacitance-to-digital converter that directly reads 
the digital value of capacitance of a series RC sensor is 
demonstrated. This CDC is well suited for all types of 
capacitive sensors and especially for sensors that prefer a 
sinusoidal excitation for improved performance. A prototype of 
the CDC has been developed and interfaced with a standard 
variable capacitor, along with a series resistor and tested in the 
laboratory. The CDC measured the capacitance accurately and 
its practicality has been established.  
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